|
|
-
Program
-
20-Feb | 21-Feb |
9h30 - 10h00 | Registration |
| |
10h00 - 10h10 | Opening session by Prof. Aihara |
10h00 - 10h50 | Prof. Indiveri "Neuromorphic computing: analog electronic circuits for modeling neural processing and learning mechanisms in real-time" |
10h10 - 11h00 | Prof. Kohno "Qualitative-modeling-based silicon neuron circuits" |
10h50 - 11h10 | coffee break |
11h00 - 11h50 | Prof. Hasler "A Neuromorphic Hardware Systems Roadmap" |
11h10 - 12h00 | Prof. Horio "Hybrid computation through high-dimensional chaotic neuro-dynamics" |
11h50 - 13h30 | lunch* |
12h00 - 13h30 | lunch* |
13h30 - 14h20 | Prof. Chiappalone "Novel perspectives on the dialogue between neuronal and artificial systems" |
13h30 - 14h20 | Prof. Morie "VLSI Implementation and Nanostructure for Time-domain Spike-based Computing" |
14h20 - 15h10 | Prof. Levi "Biomimetic neural networks for hybrid experiments" |
14h20 - 15h40 | poster session and free discussion |
15h10 - 15h40 | coffee break |
| |
15h40 - 16h30 | Prof. Tapson "Synthesizing spiking neural networks in hardware" |
| |
16h30 - 17h20 | Prof. Okuno "Mixed analog-digital architecture for emulating biological visual systems" |
| |
* Oral and poster presentators are invited to lunch-on-discussion with Aihara FIRST project members.
|
-
Speakers
-
- Prof. Michela CHIAPPALONE, Italian Institute of Technology, Italy
- Prof. Jennifer HASLER, Georgia Institute of Technology, USA
- Prof. Yoshihiko HORIO, Tokyo Denki University, Japan
- Prof. Giacomo INDIVERI, ETH Zurich, Switzerland
- Prof. Takashi MORIE, Kyushu Institute of Technology, Japan
- Prof. Hirotsugu OKUNO, University of Osaka, Japan
- Prof. Sylvain SAÏGHI, University of Bordeaux, France
[Canceled]
- Prof. Jonathan TAPSON, University of Western Sydney, Australia
- Prof. Timothée LEVI, LIMMS/CNRS-IIS, University of Tokyo, Japan and University of Bordeaux, France
- Prof. Takashi KOHNO, University of Tokyo, Japan
|
-
Posters
-
- Maximum size of a poster is A0 (vertical).
- [P1-1] Dr. Matthieu AMBROISE, University of Bordeaux, France,
"Biomimetic CPG on FPGA for hybrid experiments"
- [P1-2] Dr. Brian DEGNAN, Georgea Institute of Technology, USA,
"Biologically-inspired, sparsely coded AER for neuromorphic systems"
- [P1-3] Dr. Yuichi KATORI, FIRST, Aihara Innovative Mathematical Modelling Project, Japan,
"Transitive Dynamics among Attractors on Neural Network with Short-Term Plasticity"
- [P1-4] Dr. Timothée LELEU, FIRST, Aihara Innovative Mathematical Modelling Project, Japan,
"Learning sequential patterns encoded by the propagation of neuronal avalanches in modular networks"
- [P1-5] Dr. Jing LI, Institute of Industrial Science, University of Tokyo, Japan,
"Digital Silicon Neuronal Network and its Application to Associative Memory"
- [P1-6] Prof. Jordi MADRENAS, Universitat Politècnica de Catalunya, Spain,
"Multiprocessor Emulation of Spiking Neural Networks for Digital Bioinspired Sensor Processing"
- [P1-7] Prof. Keiji MIURA, Tohoku University, Japan,
"Neural implementation of shape-invariant touch counter based on Euler calculus"
- [P1-8] Ms. Mariko MIYAKE, Graduate school of Engineering, University of Tokyo, Japan,
"A single board solution for silicon neuron chips with thermo-feedback system"
- [P1-9] Dr. Kazuki NAKADA, The University of Electro-Communications, Japan,
"Dynamical Systems Design of Silicon Neurons using Phase Reduction Method and Its Applications"
- [P1-10] Mr. Mehmet Sirin OZDAS, Institute of Neuroinformatics, University of Zurich and ETH Zurich, Switzerland,
"Towards real-time classification of neural recordings in neuromorphic hardware"
- [P1-11] Dr. Valentina PASQUALE, Istituto Italiano di Tecnologia in Genova, Italy,
"In vitro modular neuronal assemblies: experimental and modeling studies"
- [P1-12] Mr. Takumi SASE, Graduate School of Information Science and Technology, University of Tokyo, Japan,
"Bifurcation Analysis of Inhibitory Neural Network with Stochastic Neurons and Dynamic Synapses"
- [P1-13] Mr. Yoshika OSAWA, Graduate School of Engineering, University of Tokyo, Japan,
"Analysis of Associative Memory with DSSN model"
|
|